JPH0526273B2 - - Google Patents

Info

Publication number
JPH0526273B2
JPH0526273B2 JP55128598A JP12859880A JPH0526273B2 JP H0526273 B2 JPH0526273 B2 JP H0526273B2 JP 55128598 A JP55128598 A JP 55128598A JP 12859880 A JP12859880 A JP 12859880A JP H0526273 B2 JPH0526273 B2 JP H0526273B2
Authority
JP
Japan
Prior art keywords
clock
intermittent
output
circuit
continuous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55128598A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5753811A (en
Inventor
Ken Ooshima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Olympus Corp
Original Assignee
Olympus Optical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olympus Optical Co Ltd filed Critical Olympus Optical Co Ltd
Priority to JP55128598A priority Critical patent/JPS5753811A/ja
Publication of JPS5753811A publication Critical patent/JPS5753811A/ja
Publication of JPH0526273B2 publication Critical patent/JPH0526273B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55128598A 1980-09-18 1980-09-18 Clock demodulating circuit Granted JPS5753811A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55128598A JPS5753811A (en) 1980-09-18 1980-09-18 Clock demodulating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55128598A JPS5753811A (en) 1980-09-18 1980-09-18 Clock demodulating circuit

Publications (2)

Publication Number Publication Date
JPS5753811A JPS5753811A (en) 1982-03-31
JPH0526273B2 true JPH0526273B2 (en]) 1993-04-15

Family

ID=14988725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55128598A Granted JPS5753811A (en) 1980-09-18 1980-09-18 Clock demodulating circuit

Country Status (1)

Country Link
JP (1) JPS5753811A (en])

Also Published As

Publication number Publication date
JPS5753811A (en) 1982-03-31

Similar Documents

Publication Publication Date Title
CA1129990A (en) Circuit indicating phase relationship
KR100232423B1 (ko) 광디스크용 재생속도 제어장치
US4617526A (en) Sync responsive clock generator for digital demodulators
US4390801A (en) Circuit for reproducing a clock signal
KR100221885B1 (ko) 클럭 추출 회로
JPH0526273B2 (en])
KR860001258B1 (ko) 클럭 재생회로
EP0023783A1 (en) Data recovery circuit
JP2698455B2 (ja) ビット同期回路
JP2565231B2 (ja) デジタルpll回路
JPS6058620B2 (ja) 位相同期回路
JPH0247653Y2 (en])
JPS6217307B2 (en])
JPH0317481Y2 (en])
JPH0211048B2 (en])
JP2792054B2 (ja) クロック抽出回路
JPH0465470B2 (en])
JP3162729B2 (ja) データ再生回路
JPS58222632A (ja) クロツク再生回路
JPH0526264B2 (en])
JPH0156574B2 (en])
JPH1069711A (ja) 位相ロックループの周波数引込み方式
JPS6195647A (ja) デイジタル信号読取装置
JPS62164651U (en])
JPH037301B2 (en])